Senior/Staff Engineer, Design Verification

Renesas is a global semiconductor leader shaping the backbone of next‑generation automotive, industrial, cloud, and IoT innovation. With over $9.3 billion in annual revenue (2024) and a world‑class team of 22,700+ employees, Renesas operates at scale while retaining the agility to drive category‑defining breakthroughs. The company’s footprint spans more than 30 countries, enabling deep customer proximity and a uniquely global innovative engine. As Japan’s semiconductor powerhouse and a top global player in microcontrollers, analog, and power technologies, Renesas delivers real‑world impact across EVs, smart factories, renewable energy infrastructure, and edge intelligence. For ambitious problem‑solvers who want to work on meaningful, systems‑level challenges with huge industry leverage, Renesas offers the scale, stability, and strategic clarity of a market leader—paired with the transformative momentum of a company reinventing how the world computes, connects, and electrifies.

Renesas has a growing presence in India with HC approaching 1000+ and significant presence with active government and university collaboration as well as OSAT footprint (JV with CG India). With the growing importance of India as a market (Growing semiconductor market and government goals / mandates of localization needs) and talent hub, our division’s (India for India) mission is to grow India market. We aspire to create products (SoCs, Software, Power and Analog chips etc) which serve needs for local market. Renesas is a leading electronics supplier globally, and this is a unique opportunity to directly influence the future products which will be offered to our customers in a new, fast growing and large Indian market with specific needs and applications.

Responsibilities

Be a part of end‑to‑end verification execution for SOC owning complex digital IP’s and subsystems from specification to sign‑off; Define and drive IP‑level verification strategies, including test plans, coverage models, and closure criteria; Develop scalable, reusable UVM‑based verification environments for IP and subsystem verification; Lead functional, code, assertion, and cross‑coverage closure, ensuring high‑quality sign‑off with clear metrics; Apply AI/ML‑assisted verification techniques to accelerate coverage convergence, identify stimulus gaps, and optimize regression efficiency; Drive constraint random and directed test methodologies for thorough protocol, corner‑case, and stress verification; Collaborate with RTL, Architecture, Emulation, and SoC Verification teams to ensure seamless IP integration; Review IP specifications and work with architects to translate requirements into robust verification plans and checkers; Develop and deploy advanced checkers, scoreboards, assertions (SVA), and protocol monitors; Work with EDA vendors to evaluate and adopt next‑generation verification, coverage, and analytics tools; Mentor junior engineers and promote best‑in‑class verification practices and continuous improvement; Support Gate‑Level Simulation (GLS), low‑power verification, and post‑silicon debug when required.; Ensure IP deliverables meet quality, schedule, and reusability expectations for SoC integration.

Requirements

Bachelor’s or master’s degree in Electronics Engineering; 2 - 8 years of experience in SoC Verification domains and have working knowledge of industry standard EDA toolkits.; Strong expertise in UVM‑based testbench architecture and development; Proven experience in metric‑driven verification, including functional and code coverage closure; Deep understanding of SystemVerilog, UVM, assertions (SVA), and verification best practices; Experience with directed and constrained‑random verification methodologies; Experience debugging complex design issues in simulation, emulation, and post‑silicon environments; Proficiency in Verilog/SystemVerilog, with working knowledge of C/C++, Shell scripting; Strong analytical, problem‑solving, and communication skills

Nice to have

Hands‑on experience using AI/ML‑based verification tools for:; Coverage gap analysis; Test stimulus optimization; Regression triage and coverage acceleration; Scripting expertise in Python, Perl, or TCL for automation and analytics; Exposure to formal verification and hybrid formal‑simulation flows; Familiarity with high‑speed or complex IPs, such as:; H.264; Security, debug, or safety‑crititical