Джерело:
Ця вакансія не має повного перекладу вибраною мовою. Нижче показано оригінальний зміст.
Senior Design Verification Engineer — ASIC IP
Ericsson
Austin, Сполучені Штати
Дата публікації: 08.08.2026
Ericsson's ASICs are the backbone of next-generation 5G networks — and the engineers who verify they actually work are the ones who make sure that backbone never breaks. If you've spent several years hunting down the hardest RTL bugs, building verification environments that others rely on, and you're ready to take on a role that puts you in the technical and organizational lead — this is where you belong.
Responsibilities
TLM Modeling: building transaction-level models for early architectural confidence; Block- and Top-Level Verification: owning sign-off at both levels of the hierarchy; Testbench Architecture: designing and building UVM environments from a clean slate; HW Emulation & Acceleration: pushing verification beyond simulation into hardware-speed environments; SW-Driven Verification: bridging the hardware/software boundary; Team Leadership: mentoring engineers, influencing methodology, and helping shape team growthRequirements
Several years of hands-on, in-industry RTL verification experience at block and/or top level; Strong SystemVerilog/UVM skills, including architecting with it; Experience building testbenches from the ground up; Familiarity with technologies like SerDes, PCIe, ARM subsystems, DSPs/accelerators, or Ethernet; Scripting fluency in TCL, Python, Perl, or equivalent; Communication skills that match your technical depth; B.S. or M.S. in Electrical Engineering, Computer Engineering, or equivalent educationNice to have
Test plan ownership; Embedded software fluency in C and/or assembly; Deep architecture intuition, with ARM-based experience a strong plus; Protocol expertise with AMBA interfaces (APB, AXI, ACE-Lite, CHI); Engineering toolchain comfort with Linux, GIT, LSF; Leadership instinct; Object-oriented thinkingBenefits
Career mobility across global locations; Speak-up culture; Work-life balance; Global reach with local impact; Annual bonus opportunity through STV/SIP; Health benefits with three medical plan options and a dental plan option; Company credits toward medical and dental premiums; 401(k) with automatic 3% company contribution and matching up to 4%; Employee Stock Purchase Plan; Minimum 15 days of vacation, up to 3 personal days, 11 annual holidays, 8 hours of volunteer time, and 80 hours of sick time; Up to 16 weeks paid maternity leave and 6 weeks parental or adoption leave; Financial wellness programs, educational assistance, matching gifts, and recognition programsЯк відгукнутися
Подати заявку онлайн: https://www.jobs.pl/uk/oferta/100312860/aplikuj
JOBS.pl · https://www.jobs.pl/uk/senior-design-verification-engineer-asic-ip-oferta-100312860

















