Źródło:
Foundation IP Design Verification Intern (Summer 2027)
Globalfoundries
Santa Clara, Stany Zjednoczone
Data publikacji: 01.11.2026
Join the Foundation IP team to support design verification for standard-cell libraries, memories and block-level IP, and chip-level integration across GlobalFoundries technologies. This internship provides hands-on experience with circuit and logic simulation, formal verification, post-silicon analysis, silicon debug, and the use of CAD, scripting, and AI tools for VLSI design and performance prediction.
Responsibilities
Perform circuit and logic design verification using SPICE and Verilog simulation; Support verification of Foundation IP, including standard-cell libraries, memories, block-level IP, and chip-level integration; Use AI-assisted methods and engineering data to support performance prediction for Foundation IP; Contribute to formal verification activities and analyze verification results; Assist with post-silicon analysis and silicon debug for applicable Foundation IP; Develop scripts and use CAD tools to automate VLSI design, verification, analysis, and reporting tasks; Document methods, results, issues, and recommendations, and communicate findings to the engineering team; Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programsRequirements
At least a sophomore at time of application and actively pursuing a Bachelor's, Master's, or PhD in Electrical Engineering, Computer Science, or related field through an accredited degree program during the internship; Overall 3.0 GPA and good academic standing; English fluency (written and verbal); Ability to work at least 40 hours per week during the internshipNice to have
Prior related internship or co-op experience; Demonstrated prior leadership experience in the workplace, school projects, competitions, etc.; Strong interest in leveraging AI tools and emerging technologies to enhance productivity, streamline workflows, and support effective decision-making; Project management skills, i.e., the ability to innovate and execute on solutions that matter; the ability to navigate ambiguity; Strong written and verbal communication skills; Strong planning & organizational skills; Coursework or project experience in VLSI design, digital logic, circuit simulation, or semiconductor devices; Familiarity with SPICE, Verilog, formal verification, or electronic design automation tools; Experience with Python, Perl, Tcl, Shell, or a similar scripting language; Interest in AI-assisted engineering methods, performance modeling, post-silicon analysis, or silicon debugBenefits
One-on-one mentorship; Work assignments that prioritize growth and potential; Professional development opportunities; Chance to network with executivesJak aplikować
Aplikuj online: https://www.jobs.pl/oferta/100890086/aplikuj
JOBS.pl · https://www.jobs.pl/foundation-ip-design-verification-intern-summer-2027-oferta-100890086















