Źródło:
Senior ICE Emulation Design Engineer
Axiado
San Jose, Stany Zjednoczone
Data publikacji: 03.09.2026
Axiado is an AI-enhanced security processor company redefining the control and management of every digital system. The company was founded in 2017, and currently has 150+ employees. At Axiado, developing great technology takes more than talent: it takes amazing people who understand collaboration, respect each other, and go the extra mile to achieve exceptional results. It takes people who have the passion and desire to disrupt the status quo, deliver innovation, and change the world. If you have this type of passion, we invite you to apply for this job.
The Senior Emulation Design Engineer position is your opportunity to join one of the industry’s leading companies in platform security management and ransomware detection for cloud datacenters, 5G infrastructure and disaggregated compute ecosystems. You will be responsible for converting large, complex SOC designs, including third-party IPs, into emulation-ready environments, enabling system level validation and debugging, software development and performance analysis. This role is critical for validating the interoperability of our design with commercial AI servers, and for bridging the gap between hardware and software, as well as supporting SW development.
The Senior Emulation Design Engineer position is your opportunity to join one of the industry’s leading companies in platform security management and ransomware detection for cloud datacenters, 5G infrastructure and disaggregated compute ecosystems. You will be responsible for converting large, complex SOC designs, including third-party IPs, into emulation-ready environments, enabling system level validation and debugging, software development and performance analysis. This role is critical for validating the interoperability of our design with commercial AI servers, and for bridging the gap between hardware and software, as well as supporting SW development.
Responsibilities
Partition and synthesize large SOC RTL designs for emulation. Integrate internal and third-party IPs for emulation compatibility, and resolving timing, connectivity and other synthesis issues; Setup and validate high-speed (e.g., PCIe, Ethernet, USB) and low-speed (e.g., I2C, SPI, UART) interfaces; Configure host servers, boot environments to interact with the emulated design; Integrate, develop and debug transactors, bridges and protocol adapters as needed; Debug and root-cause embedded HW, SW and test failures in emulation; Collaborate with RTL, DV and SW teams to resolve system level bugs; Performance optimizationRequirements
BS or MS degrees or higher in EE, CE or related fields; 7+ years of hands-on experience in prototyping, emulation, SOC design and validation; Self-driven, good problem solving and communication skills; Experience integrating and debugging high-speed and low-speed interfaces; Familiarity with embedded software bring-up and bootloader/kernel interactions; Proficiency with scripting languages (Python, Perl, TCL) for automation; Preferred qualifications include: experience in design verification, hardware/software co-simulation, Linux device drivers, bare-metal FW or boot loadersJak aplikować
Aplikuj online: https://www.jobs.pl/oferta/100091032/aplikuj
JOBS.pl · https://www.jobs.pl/senior-ice-emulation-design-engineer-oferta-100091032



















